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( 57 ) ABSTRACT 
A new lower - power gate design for memristor - based Bool 
ean operations . Such a design offers a uniform cell that is 
configurable to perform all Boolean operations , including 
the XOR operation . For example , a circuit to perform the 
AND operation utilizes a first memristor and a second 
memristor connected in series . The circuit further includes a 
switch , where a node of the second memristor is connected 
to the switch . Furthermore , the circuit includes a third 
memristor connected to the switch in series , where the 
switch and the third memristor are connected in parallel to 
the first and second memristors . Additionally , the first volt 
age source is connected to the first memristor via a first 
resistor . In addition , a second voltage source is connected in 
series to the switch and the third memristor . In such a design , 
the delay is reduced to a single step and the area is reduced 
to at most 3 memristors . 
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Operation IMPLY Hybrid - CMOS 
NANDO 2 1 2 
P AND Q3 
NORO 1512 
POR Q 
O XOR 18 13 
NOTO 1 1 
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TABLE II : Area Comparisons for MAD Gates and Prior Memristor - Based Gates 
Operation IMPLY Hybrid - CMOS MAGIC Zhang Threshold MAD 
WAAVAA 2 memristors 3 memristors P NAND Q 
UURE . 
P AND 
MANA P NOR 
3 memristors 2 memristors 
3 drivers 3 memristors 2 memristors 1 GOTO pair 2 MOSFETS 2 drivers 2 MOSFETS 
4 memristors 12 memristors 3 memristors 2 memristors 3 memristors 2 memristors 4 drivers 1 GOTO pair 2 drivers 
2 memristors 6 memristors 2 memristors 3 memristors 3 memristors 2 memristors 1 GOTO pair 6 drivers 2 MOSFETS 13 drivers 2 MOSFETS 
6 memristors 12 memristors 3 memristors 2 memristors 3 memristors 12 memristors 6 drivers 1 GOTO pair 2 drivers 
5 memristors 7 memristors 6 memristors 3 memristors 3 GOTO pair 7 drivers 12 MOSFETS 2 drivers 2 MOSFETS 
2 memristors 2 MOSFETS 2 memristors 12 memristors 12 MOSFETS 2 memristors 2 drivers 2 drivers 
POR Q 
ANA 
PXOR NA W 
* WWW 
NOTD 
FIG . 5 
TABLE II : Energy Comparisons for MAD Gates and Prior 
Memristor - Based Gates ( Joules ) 
Operation IMPLY 
P NAND O 17 . 12 - 13 
PANDO 1 . 044e - 12 
IP NORQ 1 . 044e - 12 
PORQ 7 . 1e - 13 
pXOR 3 . 03e - 12 
NOTO 3 . 4e - 13 
Hybrid - CMOS 
N / A 
1 . 758 - 13 
N / A 
175e - 13 
N / A 
1 . 752 - 13 
Zhang 
2 . 5e - 19 
2 . 5e - 19 
2 . 5e - 19 
2 . 5e - 19 
2 . 5e - 19 
2 . 5e - 19 
MAD 
3e - 14 
3e - 14 
3 . 3e - 14 
3 . 3e - 14 
13 . 30 - 14 
3 . 3e - 14 
wwwwwwwwwwwwwwwwwww WWW 
FIG . 6 
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MEMRISTOR LOGIC DESIGN USING ristor connected to the switch in series , where the switch and 
DRIVER CIRCUITRY the second memristor are connected in parallel to the first 
memristor . Furthermore , the logic gate comprises a first 
TECHNICAL FIELD voltage source connected to the first memristor via a first 
5 resistor . Additionally , the logic gate comprises a second 
The present invention relates generally to memristors , and voltage source connected in series to the switch and the 
more particularly to utilizing memristor logic design using second memristor . 
driver circuitry to reduce the area and delay for low - power The foregoing has outlined rather generally the features 
gate designs . and technical advantages of one or more embodiments of the 
10 present invention in order that the detailed description of the 
BACKGROUND present invention that follows may be better understood . 
Additional features and advantages of the present invention 
Memristors were first hypothesized by Leon Chua in will be described hereinafter which may form the subject of 
1971 , and since then research has explored the potential for the claims of the present invention . 
these devices in modern system design . The most direct 15 
benefits of memristors , low area and high density , lend BRIEF DESCRIPTION OF THE DRAWINGS 
themselves to improved memory design , sparking the major 
ity of prior research . Only recently has research begun to A better understanding of the present invention can be 
explore the use of memristors in arithmetic applications . The obtained when the following detailed description is consid 
work that has been done has focused on individual logic 20 ered in conjunction with the following drawings , in which : 
gates and small circuits . There have been numerous FIG . 1 illustrates a Memristors - As - Drivers ( MAD ) imple 
approaches to this endeavor : IMPLY operations , MAGIC mentation for an AND gate in accordance with an embodi 
gates , logic - in - memory , hybrid - CMOS gates , and threshold ment of the present invention ; 
gates , to name the most prevalent . FIGS . 2A - 2D illustrate the circuits for the OR , XOR , 
Unfortunately , each prior approach to memristor - based 25 NOT , and COPY , respectively , using a MAD implementa 
logic has shortcomings . IMPLY gates are serialized and tion in accordance with an embodiment of the present 
incur high delays for Boolean operations . Hybrid - CMOS invention ; 
gates suffer from signal degradation . MAGIC gates and FIG . 3 is a table , Table 1 , showing a full delay comparison 
logic - in - memory designs are limited in applications since of the gate delays in accordance with an embodiment of the 
they cannot be concatenated or provide multiple fanout . 30 present invention ; 
Threshold gates using GOTO pairs , although low in area and FIG . 4 shows the transition time from a value of “ O ” to a 
delay , are still in their infant stages in terms of fabrication . logical value of “ 1 ” for the output memristor in a MAD gate 
Hence , all prior designs for memristor - based gates have in accordance with an embodiment of the present invention ; 
had shortcomings in terms of scalability , applicability , com - FIG . 5 is a table , Table II , showing a complete breakdown 
pleteness and performance . 35 of the area comparisons for the various Boolean operations 
in accordance with an embodiment of the present invention ; 
SUMMARY FIG . 6 is a table , Table III , showing that MAD gates 
improve in energy consumption over prior work in accor 
In one embodiment of the present invention , a logic gate dance with an embodiment of the present invention ; and 
comprises a first memristor and a second memristor con - 40 FIG . 7 illustrates a full adder that was constructed using 
nected in series . The logic gate further comprises a switch , MAD gates in accordance with an embodiment of the 
where a node of the second memristor is connected to the present invention . 
switch . The logic gate additionally comprises a third mem 
ristor connected to the switch in series , where the switch and DETAILED DESCRIPTION 
third memristor are connected in parallel to the first and 45 
second memristors . Furthermore , the logic gate comprises a In the following description , numerous specific details are 
first voltage source connected to the first memristor via a set forth to provide a thorough understanding of the present 
first resistor . Additionally , the logic gate comprises a second invention . However , it will be apparent to those skilled in the 
voltage source connected in series to the switch and third art that the present invention may be practiced without such 
memristor . 50 specific details . In other instances , well - known circuits have 
In another embodiment of the present invention , a logic been shown in block diagram form in order not to obscure 
gate comprises a first memristor and a second memristor the present invention in unnecessary detail . For the most 
connected in series . The logic gate further comprises a first part , details considering timing considerations and the like 
switch connected to the first memristor . The logic gate have been omitted inasmuch as such details are not neces 
additionally comprises a second switch . Furthermore , the 55 sary to obtain a complete understanding of the present 
logic gate comprises a third memristor connected to the invention and are within the skills of persons of ordinary 
second switch in series , where the second switch and the skill in the relevant art . 
third memristor are connected in parallel to the first and As stated in the Background section , memristors have 
second memristors . Additionally , the logic gate comprises a recently begun to be explored in arithmetic operations . 
first voltage source connected to the first memristor via a 60 However , all prior designs for memristor - based gates have 
first resistor . In addition , the logic gate comprises a second had shortcomings in terms of scalability , applicability , com 
voltage source connected in series to the second switch and pleteness and performance . 
the third memristor . The principles of the present invention provide a new 
In a further embodiment of the present invention , a logic lower - power gate design , Memristors - As - Drivers gates 
gate comprises a first memristor . The logic gate further 65 ( hereinafter “ MAD ” gates ) , which overcomes each of these 
comprises a switch connected to a node of the first mem - issues by combining sense circuitry with the IMPLY opera 
ristor . The logic gate additionally comprises a second mem - tion . By using the values of the input memristors as the 
US 10 , 171 , 083 B2 
ond 
driver for the output memristor , the delay is reduced to a otherwise ( see FIGS . 2C and 2D , respectively ) . The respec 
single step for any Boolean operation , including XOR . The tive circuits for the OR , XOR , NOT , and COPY operations 
area is reduced to at most 3 memristors for each gate and using a MAD implementation are shown in FIGS . 2A - 2D in 
only consumes 30 f ) . Furthermore , as discussed herein , an accordance with an embodiment of the present invention . 
N - bit ripple carry adder implementation is proposed which 5 The differences between FIG . 1 and the circuits for the 
uses these gates to achieve a total delay of N + 1 with an area OR , XOR , NOT , and COPY operations as shown in FIGS . 
of 8N memristors and their drivers . The individual bits of the 2A - 2D , respectively , will now be discussed . It is noted that 
proposed adder can also be pipelined thereby reducing the the same circuit elements used in FIGS . 2A - 2D as in FIG . 1 
latency to four steps per addition . will be labeled with the same element number as used in 
Referring now to the Figures in detail , FIG . 1 illustrates 10 FIG . 1 and will not be discussed below for the sake of 
a MAD implementation for an AND gate 100 in accordance brevity . 
with an embodiment of the present invention . AND gate 100 As shown in FIG . 2A , OR gate 201 now uses memristor 
includes two memristors 101A - 101B connected in series for 103 for the OR operation . 
the inputs and a switch 102 paired with a third memristor As shown in FIG . 2B , X - OR gate 202 now utilizes a 
103 , AND , in series for the result . This adder assumes that 15 second gate 205 connected to a node of memristor 101A . 
the values of A and B are preloaded into the input memris . Furthermore , X - OR gate 202 uses memristor 103 for the 
tors 101A - 101B , respectively . In one embodiment , this can X - OR operation . 
be done with standard IMPLY set or copy operations or with As shown in FIG . 2C , NOT gate 203 now utilizes a single 
the circuitry discussed later herein . memristor 101A , as opposed to two input memristors , which 
In one embodiment , AND gate 100 includes a voltage 20 is connected to ground via resistor 106 . Furthermore , as 
source , Vcond , 104 connected to ground and to memristor shown in FIG . 2C , the node ( V ) of memristor 101 A con 
101A via resistor 105 with a value of 10 , 000 ohms ( 10K nected to resistor 105 is connected to switch 102 . Memristor 
ohms ) . Furthermore , as shown in FIG . 1 , in one embodi - 103 is now used for the NOT operation . 
ment , memristor 101B is connected to ground via resistor As shown in FIG . 2D , COPY gate 204 now utilizes a 
106 with a value of 10 , 000 ohms ( 10K ohms ) . A node ( “ V ” ) 25 single memristor 101A , as opposed to two input memristors , 
of memristor 101B connected to resistor 106 is connected to which is connected to ground via resistor 106 . Furthermore , 
switch 102 . Furthermore , in one embodiment , memristor as shown in FIG . 2D , the node ( V ) of memristor 101A 
103 is connected to ground via resistor 107 with a value of connected to ground is connected to switch 102 . Memristor 
10 , 000 ohms ( 10K ohms ) . Additionally , as shown in FIG . 1 , 103 is now used for the COPY operation . 
AND gate 100 has an output voltage source 108 , Vset 30 Hence , the design of AND gate 100 offers a uniform 
connected in series to switch 102 and memristor 103 . standardized cell that can be configured with a threshold that 
To perform the AND operation , the read voltage Vcond 104 depends on the gate and application . In addition to unifor 
is applied to the input memristors 101A , 101B in series . The mity , these circuits offer improved latency over four of the 
magnitude of Vcond 104 is selected to be a voltage below the approaches : IMPLY operations , hybrid - CMOS , Zhang et al . 
threshold voltage , Vth , of memristors 101A , 101B to ensure 35 ( Zhang et al . , “ A Novel Design for a Memristor - Based OR 
that the values of memristors 101A , 101B remain unchanged gate , ” IEEE Transactions on Circuits and Systems II : 
during the sensing stage . At the same time , a voltage , Vset Express Briefs , Vol . 62 , August 2015 , pp . 781 - 785 ) , and 
108 , is gated to the n terminal of the result memristor 103 . threshold gate implementations . All Boolean operations can 
The voltage Vset 108 is selected to be a voltage greater than be performed in 1 IMPLY delay , including the XOR opera 
Vth of memristor 103 , to ensure the value of the result 40 tion . Although MAGIC gates also offer a single step delay , 
memristor 103 is correctly set . In one embodiment , Vcond operations on the same inputs cannot be performed in 
104 = 1 . 6V and V , 108 = - 2 . 5V . parallel and the XOR operation is not implemented . A full 
The application of the Vcond 104 and V set 108 voltages are delay comparison of the gate delays are given in Table I of 
similar to standard IMPLY operations . However , the Vset FIG . 3 in accordance with an embodiment of the present 
108 voltage on the output memristor 103 is gated by the 45 invention . 
voltage of the input circuit at node V . If the voltage sensed Referring to Table 1 of FIG . 3 , the latencies are given in 
at node V is greater than the threshold of switch 102 on the terms of the number of steps to complete the operation 
output memristor 103 , switch 102 will close and the Vset which are not necessarily equivalent across the various 
voltage 108 will set the result memristor 103 to a logical approaches . For example , a hybrid - CMOS step is a gate 
value of “ 1 , " else the memristor 103 will remain a value of 50 delay , whereas , an IMPLY , MAGIC , or MAD step is the 
" 0 . " Let the threshold of the switch be called Voplu application of a drive signal . However , MAD gates offer fast 
In this circuit , when both input memristors 101A - 101B switching times with respect to prior work . The transition 
have the output of the logical value of “ 1 , " the voltage at time from a value of “ O ” to a logical value of “ 1 ” for the 
node V is 16 / 22 V . If memristors 101A - 101B both have the output memristor 103 in a MAD gate is shown in FIG . 4 in 
output value of “ 0 , " the voltage at node V is 16 / 220 V . If one 55 accordance with an embodiment of the present invention . 
of the memristors 101A , 101B have an output value of the The operation shown in FIG . 4 is A AND B for A = 1 and 
logical value of “ 1 ” and the other has an output value of “ 0 , " B = 1 , however , all operations have the same transition time 
then the voltage of node V is 16 / 121 V . Thus , to perform the of 0 . 4 ns . This is three times faster than the transition times 
AND operation , Vonnt is chosen such that 16 / 121 of 1 . 25 ns in prior work on logic - in - memory . A complete 
V < Vannt , < 16 / 22 V . In one embodiment , Vappt , is chosen to 60 breakdown of the area comparisons for the various Boolean 
be 0 . 5V . The same circuit can be reused to accomplish the operations is provided in Table II of FIG . 5 in accordance 
remaining Boolean operations by varying the value of with an embodiment of the present invention . 
Vapply . For example , for the OR operation ( see FIG . 2A ) , In comparison to IMPLY gates , the MAD gates offer 
Vapply should be selected such that 16 / 220 < V apply < 16 / 121 . improved area for every Boolean operation . In comparison 
The circuit can also be used to accomplish a COPY opera - 65 to the hybrid - CMOS gates , the MAD gates require greater 
tion ( see FIG . 2D ) . The NOT and COPY operations only area for the AND and OR operations , but less area for the 
require a single input memristor , but take the same form remaining gates . Also , there is no need for signal restoration 
yet
appl 
US 10 , 171 , 083 B2 
in circuits built from the proposed gate structure as required carry - in signal and its inverse , Cin and NCin , drive switches 
in hybrid - CMOS designs . This is because signals do not which gate the intermediate values to the p terminals of the 
propagate through the circuits , but rather serve as sense sum and carry - out memristors . Essentially , the carry - in 
voltages . Furthermore , there is no additional circuitry signal determines which intermediate result is used as the 
required for resetting , writing , and reading the memristors , 5 first parameter for IMPLY operations . If the carry - in signal 
such as switches or comparators , for the proposed MAD is a logical value of “ 1 , " then the operation ( A or B ) IMP 
gates in comparison to the MAGIC gates and Zhang et al . ( = NC executes else ( A AND B ) IMP O = NCO . Since this 
Neither is there logic required for concatenating the gates as is equivalent to a NOT operation , the corresponding equa 
in the MAGIC gates and Zhang et al . The area requirements tion is NC = Cin ( A NOR B ) or NC ; „ ( A NAND B ) . Simi 
for the threshold gate approach are comparable with the 10 larly , if the carry - in signal is a logical value of “ 1 , " then the 
exception of the XOR gate , for which the MAD design has operation ( A XOR B ) IMP O = Sum executes , else ( A XNOR 
significantly lower area . B ) IMP O = Sum . Equivalently , Sum = Cin ( A XNOR B ) or 
MAD designs offer further area savings when the same NCin ( A XOR B ) . The carry - in strength and the associated 
inputs are used for multiple gates by reusing the input switches follow the same voltage requirements as Ain and 
circuitry . For example , performing A AND B and A OR B in 15 Biy , and the input memristors . In all , this configuration has a 
parallel would require the input memristors 101A - 101B and delay of 2 and requires 8 memristors . If the drivers are 
two output memristors 103 . Thus , for N gates using the same included , the adder requires 8 memristors , 9 resistors , 5 
inputs A and B , the design only requires N + 2 memristors drivers and 14 switches . The total energy consumption for an 
rather than 3N . addition is 2 . 62 e - 13 J . 
MAD gates also improve in energy consumption over 20 Note that resolving the value of the inverse of the carry 
prior work as shown in Table III of FIG . 6 in accordance out is equivalent to resolving the carry - out . Since MAD 
with an embodiment of the present invention . designs are based on sensing nodes in the circuit , the value 
This energy was calculated by integrating V * I character of a memristor and its inverse can be sensed in parallel by 
istics across the execution of the operation . The MAD gates using the voltage at either the p or n terminal . This was 
improve energy by an order of magnitude over the IMPLY 25 demonstrated with the NOT and COPY operations as pre 
approach , mostly because of the large number of steps viously discussed . If the value of the carry - out signal is 
required for IMPLY operations . MAD gates require about desired in a future step , then the n terminal of the NCO 
20 % that of hybrid gates . The energy value for hybrid gates 
was computed by integrating the reported power and dura - inverse of the carry - out is desired , the p terminal will be 
tion values in prior work . Zhang et al . report lower power 30 sensed . Thus , this adder not only resolves the sum and 
requirements than the MAD gates , but the measurement is in inverse carry - out signal , but also the inverse sum and 
terms of mean power per bit and it is unclear exactly how carry - out signals . 
this is measured . Although direct comparisons may not be This knowledge can be leveraged to extend the full adder 
applicable , these values are included for completeness . to implement an N - bit ripple carry adder . The load and 
MAD gates offer a complete set of Boolean operations 35 intermediate operation steps execute in the same manner , but 
and the COPY operation using slight variations of the same can now be performed in parallel across the individual bits . 
baseline circuitry . These gates equal or improve the delay , At t = 0 , the Vload driver for the input memristors is applied 
power , and area as compared to all the prior work . Addi - to each bit as described for the full adder , loading the inputs 
tionally , these designs do not suffer from the concatenation , A , and B ; into their corresponding full adders . Then , all of 
parallelizability , and fanout challenges that hybrid - CMOS , 40 the intermediate Boolean operations can be resolved by 
logic - in - memory , and MAGIC gates approaches have . applying Vcond and V set , respectively . Lastly , each of the bits 
Lastly , the MAD gates are currently able to be fabricated and can resolve their sum and carry signals one step at a time . Bit 
modeled , rendering them a more practical option than 0 resolves its sum and inverse carry - out by applying a Vcond 
GOTO - based threshold gate implementations . signal to the intermediate memristors and a Vset signal to the 
Using MAD gates , it is possible to construct a full adder 45 two result memristors . In the next cycle , the inverse carry 
700 as shown in FIG . 7 in accordance with an embodiment out memristor is applied a Vcond signal so that the voltage at 
of the present invention . the n terminal represents the value of the carry - out signal 
At t = 0 , inputs A and B are initialized into the sense and the voltage at the p terminal represents the inverse . 
memristors by applying the Vload signal . When Voad is These two voltage strengths drive the gates on the subse 
applied , memristors A and B are disconnected from each 50 quent bit in the same way the carry - in bit did for the full 
other and the inputs Ain and Bin are gated into the n terminals adder . The process then repeats for the subsequent bits until 
of the input memristors . For proper functionality , Vied must the final sum and carry - out are resolved . 
be greater than the threshold of the associated switches and Memristors have recently begun to be researched outside 
the strength of A and Bin must be greater than Vth of the of the memory domain , exploring the potential for memris 
memristors for the logical value of “ 1 . " As used herein , the 55 tor - based arithmetic designs . However , the main approaches 
logical value of “ 1 ” for the inputs corresponds to Vset to memristor logic , namely , IMPLY operations , MAGIC 
Vload V cond , and the threshold of the associated switches is gates , logic - in - memory , hybrid - CMOS gates and threshold 
1 V . gates , all have shortcomings in terms of delay or area or 
Next , the four memristors for the A ORB , A AND B , A suffer from other characteristics that render them infeasible 
XOR B , and A XNOR B operations are resolved . Vond is 60 for many applications . The principles of the present inven 
applied to the input memristors in series and the voltages at tion provide a new design for memristor - based Boolean 
V , and V , are used to drive the Vset signal to the output operations , MAD gates . The proposed design offers a uni 
memristors as described for the gate operations . These can form cell that is configurable to perform all Boolean opera 
all be done in parallel unlike alternative approaches . Lastly , tions , including the XOR operation . Independent of the 
the sum and inverse carry out results are resolved . In this 65 operation , MAD gates require at most 3 memristors and 2 
step , Vcond2 is applied to the intermediate results and Vset2 drivers , a single step delay , and about 30 fJ in energy . As 
is applied to the sum and inverse carry - out memristors . The discussed herein , MAD methodologies may be utilized to 
US 10 , 171 , 083 B2 
he 
tion . 
design an N - bit ripple carry adder which has a delay of N + 1 , 6 . The logic gate as recited in claim 1 , wherein said node 
less than half that of traditional CMOS and the majority of of said second memristor is connected to said second 
prior work . The area is also competitive requiring only 8N resistor . 
memristors and the accompanying drivers with energy con - 7 . The logic gate as recited in claim 1 , wherein said logic 
sumption as low as 21 . 6e - 13J for an 8 - bit addition . The 5 gate performs one of the following logical operations : AND 
proposed design also has higher bandwidth than all alterna - and OR operation . 
h the ability to begin a new addition every 4 8 . A logic gate , comprising : 
steps . a first memristor and a second memristor connected in The descriptions of the various embodiments of the series ; present invention have been presented for purposes of 10 a first switch connected to said first memristor ; illustration , but are not intended to be exhaustive or limited a second switch ; to the embodiments disclosed . Many modifications and 
variations will be apparent to those of ordinary skill in the a third memristor connected to said second switch in 
art without departing from the scope and spirit of the series ; 
described embodiments . The terminology used herein was 15 a first voltage source connected to said first memristor via 
chosen to best explain the principles of the embodiments , the a first resistor ; and 
practical application or technical improvement over tech a second voltage source connected in series to said second 
nologies found in the marketplace , or to enable others of switch and said third memristor ; 
ordinary skill in the art to understand the embodiments wherein said logic gate performs a logical X - OR opera 
disclosed herein . 20 
The invention claimed is : 9 . The logic gate as recited in claim 8 , wherein a node of 
1 . A logic gate , comprising : said second memristor is connected to said second switch . 
a first memristor and a second memristor connected in 10 . The logic gate as recited in claim 9 further comprising : 
series ; a second resistor connected to said second memristor and 
a switch , wherein a node of said second memristor is 25 ground ; and 
connected to said switch ; a third resistor connected to said third memristor and said 
a third memristor connected to said switch in series ; ground . 
a first voltage source connected to said first memristor via 11 . The logic gate as recited in claim 10 , wherein said a first resistor ; node of said second memristor is connected to said second a second voltage source connected in series to said switch 30 resistor . and third memristor ; 12 . A logic gate , comprising : a second resistor connected to said second memristor and 
ground ; and a first memristor ; 
a third resistor connected to said third memristor and said a switch connected to a node of said first memristor ; 
ground . 35 a second memristor connected to said switch in series ; 
2 . The logic gate as recited in claim 1 , wherein a mag - a first voltage source connected to said first memristor via 
nitude of said first voltage source is selected to be a voltage a first resistor ; and 
below a threshold voltage of said first and second memris a second voltage source connected in series to said switch 
tors , wherein a voltage of said second voltage source is gated and said second memristor ; 
to a terminal of said third memristor , wherein a magnitude 40 wherein said logic gate performs one of the following 
of said second voltage source is selected to be a voltage logical operations : NOT and COPY operations . 
above a threshold voltage of said third memristor . 13 . The logic gate as recited in claim 12 further compris 
3 . The logic gate as recited in claim 1 , wherein a voltage ing : 
of said second voltage source is gated by a voltage at a node a second resistor connected to said first memristor and 
of said second memristor . 45 ground ; and 4 . The logic gate as recited in claim 3 , wherein if a voltage a third resistor connected to said second memristor and sensed at said node is greater than a threshold voltage of said said ground 
switch , then said switch will close and a voltage of said 
second voltage source will set said third memristor to a 14 . The logic gate as recited in claim 13 , wherein said node of said first memristor corresponds to a node connected logical value of one . 50 
5 . The logic gate as recited in claim 3 , wherein if a voltage to said first resistor . 
sensed at said node is less than a threshold voltage of said 15 . The logic gate as recited in claim 13 , wherein said 
switch , then said switch will open and a voltage of said node of said first memristor corresponds to a node connected 
second voltage source will set said third memristor to a value to said second resistor . 
of zero . * * * * * 
